




CMOS processing

With help from David Szmyd, Silicon Labs



Where Does Wafer Fab Fit into Product Flow?



SILICON LABORATORIES

What is a Wafer Fab?





\$3B




\$3M

3 decades/step




\$3K




\$3

SILICON LABORATORIES

MOS Transistor Cross Section




Electrons in source cannot flow to the drain because p-type region is a barrier.
Transistor is OFF.




Apply positive voltage to gate. Attracts electrons to oxide, forming n-type channel. Now, electrons have a continuous path from source to drain.
Transistor is ON.

CMOS: Complementary MOS

NMOS: S, D and channel are n-type



PMOS: S, D and channel are p-type




- Can combine NMOS and PMOS so that when one is on, the other is off.
 - No current flows because one device is always off. Saves power!!
 - Exception: Current flows only when devices are switching.
 - Devices are complementary → CMOS.



SILICON LABORATORIES

CMOS Integration




- Devices are built into a common p-type substrate (wafer).
- Shallow Trench Isolation (STI) provides electrical isolation between devices.
- Metal and contacts provide access to the device terminals S, D, G.
- Multiple levels of metal lines are routed to interconnect the devices → form a circuit on a chip.
- Capacitors, resistors and inductors can also be integrated.




SILICON LABORATORIES

Transistor Layout

NMOS with separate well tap




NMOS with well tap shorted to source by the silicide



SILICON LABORATORIES

Technology Nodes

Technology defined by minimum allowed gate length.



Shorter gates \rightarrow faster transistors (100 GHz) and denser circuits. Each node increases density by $\sim 2x$.



$0.5\mu m \rightarrow 0.35\mu m \rightarrow 0.25\mu m \rightarrow 0.18\mu m \rightarrow 0.13\mu m$

- At finer nodes, all features shrink: contact size, metal width, oxide thickness, etc.
- In $0.13\mu m$, gate oxide thickness is only 20Å (about a dozen SiO_2 molecules).

Part	Function	Tech	Contact	M1 L/S	# metals	# masks	Size
chip1	example1	$0.5\mu m$	$0.5\mu m$	$0.6/0.6\mu m$	3	16	4.62 mm^2
chip2	Example2	$0.35\mu m$	$0.4\mu m$	$0.5/0.45\mu m$	4	21	6.07 mm^2
chip3	Example3	$0.35\mu m$	$0.4\mu m$	$0.5/0.45\mu m$	4	30	8.95 mm^2
chip4	Example4	$0.25\mu m$	$0.3\mu m$	$0.32/0.32\mu m$	4	23	5.5 mm^2
chip5	Example5	$0.18\mu m$	$0.22\mu m$	$0.23/0.23\mu m$	5	23	6.51 mm^2
chip6	Example6	$0.13\mu m$	$0.16\mu m$	$0.16/0.18\mu m$	8	37	2.93 mm^2

Wafer Fabrication

- ◆ Armed with photomasks and starting substrates, the foundry can now fabricate the wafers.
 - Starting substrates are cut and polished from huge single crystals of silicon. Not done by the foundries.



Basic Process Steps


- ◆ Photolithography – transfer mask pattern to wafer
- ◆ Implant – shoot impurities into the silicon
- ◆ Diffusion – anneal implant damage, grow oxide
- ◆ Deposition – deposit layers (oxides, metals, etc.)
- ◆ Etch – remove unwanted material
- ◆ CMP – chemo-mechanical polishing. Removes unwanted material by polishing, leaving the wafer flat.




SILICON LABORATORIES

Photolithography

Spin photoresist onto wafer



Expose with UV light



Develop and bake




Process (etch or implant)

Strip resist




Photoresist Application (Ontrak)

Method of stepper




Ion Implantation


Ionize and accelerate impurity atoms into the silicon. 100eV – 1 MeV.



Profile is Gaussian. Peak is not at surface




Must anneal crystal damage



SILICON LABORATORIES


Deposition

Chemical Vapor Deposition



- React source gases inside chamber.
- RF plasma (usually)
- Reduced pressure
- Used for oxides and polysilicon, epitaxy.

Sputter material from a target onto the wafer



- RF plasma + magnetron.
- Argon ions physically dislodge target atoms.
- Good for depositing metals.
- Can add O_2 for reactive sputtering.




SILICON LABORATORIES

Etch


Wet Etch




- Dip wafers boat in HF acid to remove oxide
- Isotropic



RIE – Reactive Ion Etch



- Use reactive ions like Cl^- or F^- to etch material.
- Single wafer tool.
- Want high selectivity.
- Usually want high anisotropy.



SILICON LABORATORIES


Diffusion

Furnace



- Used for long anneal or alloy
- Grow gate oxide
- Batch mode

RTP- Rapid Thermal Process



- Heat wafer extremely fast with IR lamps. Soak time of a few seconds.
- Used for impurity activation. Impurities have no time to move.
- Uniform
- Can grow films
- Single wafer tool




SILICON LABORATORIES

CMP: Chemo-Mechanical Polishing


Nonplanar wafer surface

hard to etch away metal in valleys




- Lowers yields.
- Limits number of interconnect layers to 2 or 3.
- Limits spacing between lines.

Polish oxide flat first





• Can also polish metal



SILICON LABORATORIES

CMP Tools

CMP Tool



- Dirty - kept apart from other tools




SILICON LABORATORIES

CMP Density Limitation → DFM

Large open areas get overpolished





Solution. Add dummy lines to meet minimum density requirements.




- can be done automatically
- increases parasitic capacitance

Wide metal lines get overpolished



Solution: Restrict width. Slot line.



Process Flow


- ◆ Integrate all the previous process steps to make realize a fully processed wafer with an array of functional die.
- ◆ 0.13um process with Cu interconnect.
- ◆ Two halves
 - Frontend: from bare wafer to transistors with S/D/G electrodes.
 - Backend: interconnect layers (metals and vias) for wiring the devices.



SILICON LABORATORIES



Starting Wafer

Starting Oxide




SILICON LABORATORIES

Etch Global Alignment Marks



DNW Mask: Deep Nwell \rightarrow Isolation




Isolated
NMOS

PMOS



OD Mask/Etch: Oxide Definition → Field Oxide




SILICON LABORATORIES

Field Oxide: STI or LOCOS

LOCOS

(Local Oxidation of Silicon)


- High temperature oxidation
- Bird's beak → edge ill-defined
- Coarse pitch. No narrow field oxide
- Partially Recessed. Non-planar
- Old, 0.35um and higher



NEW: STI

(Shallow Trench Isolation)


- Si etch, Oxide overfill, CMP back
- Flat, planar
- Low temperature
- Fine pitch
- New, 0.25um and lower



Need corner rounding, but not too much


PW and NW Masks: Nwell and Pwell Formation

- 2-3 implants/mask, B/In for Pwell, As/P for Nwell
- If process has dual Vdd, then core and I/O have separate wells
- Also, Vt adjust implants for LV and HV flavors of core transistors




Gate Oxide and Poly

- Grow gate oxide (could be dual oxide)
- Deposit Polysilicon (gate material)
- Etch Poly. Width is the transistor L. Control is critical (CD = Critical Dimension)




Dual Gate Oxide: Core and I/O Transistors



LDD and Pocket Implants

- Self-aligned to gate poly.
- Pocket: extra well doping to prevent V_t rolloff. Angled to get under gate poly.
- LDD: Lightly-Doped Drain. Reduces electric field and hot-carriers at drain.



Isolated
NMOS


PMOS



SILICON LABORATORIES

Spacer and Extrinsic Drain

- Spacer protects LDD. About 0.1 μ m – 0.2 μ m wide.
- Spacer: TEOS only or nitride/oxide bilayer stack.
- Heavy extrinsic implants for low Rseries. Also dopes the poly.




Isolated
NMOS

PMOS



Silicide Formation

- Self-aligned to diffusion regions and poly.
- TiSi (0.25um and above), CoSi (0.18um to 90nm), NiSi (65nm)
- Deposit → React → Strip → Convert to low resistance phase



Isolated
NMOS

PMOS



Prevent Silicide with RPO Layer

- ◆ Before sputtering silicide metal, deposit oxide.
- ◆ Remove oxide where silicide is needed. Block oxide etch with RPO mask for resistors.


before strip



after conversion




resistor top view



SILICON LABORATORIES

Contact Formation

- Deposit ILD oxide and CMP flat
- Usually W-plug
- Etch hole → Deposit W → CMP flat



Isolated
NMOS


PMOS



SILICON LABORATORIES

Metal1

- Aluminum: Deposit metal, mask and etch.
- Copper: Deposit oxide (IMD), etch trench, deposit metal, CMP flat



Isolated
NMOS


PMOS




SILICON LABORATORIES

Processing of Al and Cu Metal Lines

Aluminum




Copper




Processing of W and Cu Vias

Tungsten



Copper




Passivation and bondpads

- Repeat metal and via processing steps to complete interconnect.
- Deposit passivation (nitride) and etch.
- For Cu, deposit Al wirebond layer and etch.
- For P49, route Al layer to bump (redistribution of bondpads)




Metal Finger Capacitors

Top View




M1-M5 stacked and tied together with vias

Cross Section (4 metal stack)



MIM Capacitor



- ◆ Above MIMcap uses existing metal for bottom plate. This style found in 0.18um and higher. Requires one mask for CTM
- ◆ For 0.13um process, cannot use copper as a bottom plate. Instead, separate CBM layer is added. Two masks required.



SILICON LABORATORIES